cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core
Forked from Roberto Hexsel / cMIPS