diff --git a/README b/README
index 8367c9c50b4fb2793900fce36f1874426efafaed..497afe953aef1a832c60f0635092eeb857a926f4 100644
--- a/README
+++ b/README
@@ -1,6 +1,6 @@
 cMIPS
 
-cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core
+cMIPS is a synthesizable VHDL model for the 5-stage pipeline, MIPS32r2 core.
 
 The VHDL model mimics the pipeline design described in Patterson & Hennessy's
 book (Computer Organisation and Design) and is an (almost) complete