Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
C
cMIPS
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Roberto Hexsel
cMIPS
Commits
7d239946
Commit
7d239946
authored
9 years ago
by
Roberto Hexsel
Browse files
Options
Downloads
Patches
Plain Diff
fixed test script
parent
f4abb176
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
cMIPS/include/start.s
+5
-9
5 additions, 9 deletions
cMIPS/include/start.s
cMIPS/vhdl/core.vhd
+4
-3
4 additions, 3 deletions
cMIPS/vhdl/core.vhd
with
9 additions
and
12 deletions
cMIPS/include/start.s
+
5
−
9
View file @
7d239946
...
...
@@ -209,18 +209,16 @@ excp_tbl: # see Table 8-25, pg 95,96
j
h_Ov
#
12
overflow
nop
j
h_trap
#
13
trap
wait
0x0d
#
13
trap
--
abort
simulation
nop
wait
0x
14
#
reserved
,
should
never
get
here
--
abort
simulation
wait
0x
0e
#
reserved
,
should
never
get
here
--
abort
simulation
nop
wait
0x
15
#
P
F
exception
,
should
never
get
here
--
abort
simulation
wait
0x
0f
#
F
P
exception
,
should
never
get
here
--
abort
simulation
nop
h_trap
:
wait
13
h_Mod
:
h_TLBL
:
h_TLBS
:
...
...
@@ -230,8 +228,6 @@ h_RI:
h_CpU
:
h_Ov
:
excp_0180ret
:
lui
$k1
,
%
hi
(
_excp_saves
)
#
Read
previous
contents
of
STATUS
ori
$k1
,
$k1
,
%
lo
(
_excp_saves
)
...
...
@@ -332,7 +328,7 @@ _excp_BFC0:
nop
nop
nop
wait
0x
38
wait
0x
ff
#
signal
exception
and
abort
simulation
nop
.
end
_excp_BFC0
##---------------------------------------------------------------
...
...
This diff is collapsed.
Click to expand it.
cMIPS/vhdl/core.vhd
+
4
−
3
View file @
7d239946
...
...
@@ -857,8 +857,9 @@ begin
-- simulation aborted by instruction "wait N"
assert
not
(
exception
=
exWAIT
and
syscall_n
/=
x"80000"
)
report
LF
&
"INVALID REFERENCE at EPC="
&
SLV32HEX
(
EPC
)
&
" opc="
&
SLV2STR
(
opcode
)
&
" fun="
&
SLV2STR
(
func
)
&
report
LF
&
"ABORTED at EPC="
&
SLV32HEX
(
EPC
)
&
" bad="
&
SLV32HEX
(
BadVAddr
)
&
" opc="
&
SLV2STR
(
opcode
)
&
" wait="
&
SLV2STR
(
syscall_n
(
7
downto
0
))
&
" instr="
&
SLV32HEX
(
RF_instruction
)
&
LF
&
"SIMULATION ABORTED AT EXCEPTION HANDLER;"
severity
failure
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment