Skip to content
Snippets Groups Projects
Commit 0381d09c authored by Roberto Hexsel's avatar Roberto Hexsel
Browse files

added FPU mult test

parent d1d7e39d
No related branches found
No related tags found
No related merge requests found
nor
den
zer
inf
NaN
...@@ -107,6 +107,7 @@ fi ...@@ -107,6 +107,7 @@ fi
c_small="divmul fat fib sieve ccitt16 gcd matrix negcnt reduz rand" c_small="divmul fat fib sieve ccitt16 gcd matrix negcnt reduz rand"
c_types="xram sort-byte sort-half sort-int memcpy" c_types="xram sort-byte sort-half sort-int memcpy"
c_sorts="bubble insertion merge quick selection shell" c_sorts="bubble insertion merge quick selection shell"
c_FPU="FPU_m"
## the tests below MUST be run with FAKE CACHES ## the tests below MUST be run with FAKE CACHES
c_timing="extCounter extCounterInt" c_timing="extCounter extCounterInt"
...@@ -122,7 +123,7 @@ stoptime=100ms ...@@ -122,7 +123,7 @@ stoptime=100ms
if [ $withCache = true ] ; then if [ $withCache = true ] ; then
SIMULATE="$c_small $c_types $c_sorts" SIMULATE="$c_small $c_types $c_sorts"
else else
SIMULATE="$c_small $c_types $c_sorts $c_timing $c_uart" SIMULATE="$c_small $c_types $c_sorts $c_FPU $c_timing $c_uart"
echo -e "abcdef\n012345\n" >serial.inp echo -e "abcdef\n012345\n" >serial.inp
# make sure all memory latencies are ZERO # make sure all memory latencies are ZERO
# pack=$srcVHDL/packageWires.vhd # pack=$srcVHDL/packageWires.vhd
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment