Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
cMIPS
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Harbor Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Strozzi
cMIPS
Commits
396c2994
There was a problem fetching the pipeline summary.
Commit
396c2994
authored
8 years ago
by
Strozzi
Browse files
Options
Downloads
Patches
Plain Diff
organize
parent
f7177d35
Branches
master
Branches containing commit
No related tags found
No related merge requests found
Pipeline
#
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
cMIPS/include/main.c
+1
-0
1 addition, 0 deletions
cMIPS/include/main.c
cMIPS/tests/handlerUART.s
+9
-5
9 additions, 5 deletions
cMIPS/tests/handlerUART.s
with
10 additions
and
5 deletions
cMIPS/include/main.c
+
1
−
0
View file @
396c2994
...
...
@@ -37,6 +37,7 @@ int Putc (char c) {
else
{
// Sending smthng
disableInterr
();
ud
.
ntx
--
;
// STORE AND THEN INCREMENTS
Ud
.
tx_q
[
Ud
.
tx_tl
]
=
c
;
Ud
.
tx_tl
=
(
Ud
.
tx_tl
+
1
)
&
0xF
;
// modulo 16
enableInterr
();
...
...
This diff is collapsed.
Click to expand it.
cMIPS/tests/handlerUART.s
+
9
−
5
View file @
396c2994
...
...
@@ -10,13 +10,14 @@
sw
$a3
,
8
*
4
(
$k0
)
sw
$v0
,
9
*
4
(
$k0
)
di
jal
disableInterr
#
$v0
=
status
nop
andi
$a1
,
$k1
,
UART_rx_irq
#
Is
this
reception
?
beq
$a1
,
$zero
,
UARTrxinter
#
no
,
maybe
transmission
?
nop
andi
$a1
,
$k1
,
UART_tx_irq
#
Is
this
recept
ion
?
bne
$a1
,
$zero
,
UARTret
#
no
,
maybe
transmission
?
andi
$a1
,
$k1
,
UART_tx_irq
#
Is
this
transmiss
ion
?
bne
$a1
,
$zero
,
UARTret
#
no
,
it
was
nothing
nop
lui
$a2
,
%
hi
(
ntx
)
...
...
@@ -30,6 +31,7 @@
addi
$a1
,
$a1
,
1
sw
$a1
,
0
(
$a2
)
#
update
ntx
,
one
more
free
space
#
STORE
AND
THEN
INCREMENTS
lui
$a2
,
%
hi
(
tx_q
)
ori
$a2
,
$a2
,
%
lo
(
tx_q
)
...
...
@@ -49,11 +51,12 @@
endHU
:
jal
enableInterr
nop
lw
$v0
,
9
*
4
(
$k0
)
lw
$a3
,
8
*
4
(
$k0
)
lw
$a2
,
7
*
4
(
$k0
)
b
UARTret
ei
lw
$a2
,
7
*
4
(
$k0
)
UARTrxinter
:
#
handle
reception
...
...
@@ -69,6 +72,7 @@ UARTrxinter:
lui
$
5
,
%
hi
(
nrx
)
ori
$
5
,
$
5
,
%
lo
(
nrx
)
lw
$
7
,
0
(
$
5
)
nop
slti
$
6
,
$
7
,
16
beq
$
6
,
$zero
,
overrun
nop
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment