Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
C
cMIPS
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Harbor Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Roberto Hexsel
cMIPS
Commits
492f9178
Commit
492f9178
authored
10 years ago
by
Roberto Hexsel
Browse files
Options
Downloads
Patches
Plain Diff
added teq_jal
parent
2a0daa29
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
cMIPS/tests/teq_jal.expected
+4
-0
4 additions, 0 deletions
cMIPS/tests/teq_jal.expected
cMIPS/tests/teq_jal.s
+134
-0
134 additions, 0 deletions
cMIPS/tests/teq_jal.s
with
138 additions
and
0 deletions
cMIPS/tests/teq_jal.expected
0 → 100644
+
4
−
0
View file @
492f9178
34
ok!
This diff is collapsed.
Click to expand it.
cMIPS/tests/teq_jal.s
0 → 100644
+
134
−
0
View file @
492f9178
#
mips
-
as
-
O0
-
EL
-
mips32r2
.
include
"cMIPS.s"
.
text
.
align
2
.
set
noreorder
#
assembler
should
not
reorder
instructions
.
global
_start
.
global
_exit
.
global
exit
.
ent
_start
#
#
#
#
reset
leaves
processor
in
kernel
mode
,
all
else
disabled
#
#
_start
:
nop
li
$sp
,(
x_DATA_BASE_ADDR
+
x_DATA_MEM_SZ
-
8
)
#
initialize
SP
:
ramTop
-
8
#
#
set
STATUS
,
cop0
,
no
interrupts
enabled
li
$k0
,
0x10000000
mtc0
$k0
,
cop0_STATUS
j
main
nop
exit
:
_exit
:
nop
#
flush
pipeline
nop
nop
nop
nop
wait
#
and
then
stop
VHDL
simulation
nop
nop
.
end
_start
.
org
x_EXCEPTION_0180
,
0
#
exception
vector_180
.
ent
_excp_180
excp_180
:
_excp_180
:
#
#
#
#
print
CAUSE
,
reset
counter
,
decrement
iteration
control
#
#
mfc0
$k0
,
cop0_CAUSE
andi
$k1
,
$k0
,
0x0030
srl
$k1
,
$k1
,
4
addi
$k1
,
$k1
,
'0'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
andi
$k1
,
$k0
,
0x000f
#
keep
only
exception
code
addi
$k1
,
$k1
,
'0'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
#
print
CAUSE
.
exCode
li
$k1
,
'\n'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
li
$
5
,
0
addiu
$
7
,
$
7
,
-
1
#
decrement
iteration
control
mfc0
$k1
,
cop0_EPC
#
move
EPC
beyond
the
JAL
addi
$k1
,
$k1
,
8
mtc0
$k1
,
cop0_EPC
mfc0
$k0
,
cop0_STATUS
#
go
back
to
user
mode
,
EXL
=
0
li
$k1
,
-
16
#
ffff
.
fff0
and
$k0
,
$k0
,
$k1
mtc0
$k0
,
cop0_STATUS
excp_180ret
:
eret
.
end
_excp_180
.
org
x_EXCEPTION_0200
,
0
.
ent
_excp_200
excp_200
:
_excp_200
:
#
#
#
#
this
exception
should
not
happen
#
#
li
$
28
,-
1
sw
$
28
,
0
(
$
15
)
#
signal
exception
to
std_out
mfc0
$k0
,
cop0_CAUSE
li
$k1
,
'e'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
li
$k1
,
'r'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
li
$k1
,
'r'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
li
$k1
,
'\n'
sw
$k1
,
x_IO_ADDR_RANGE
(
$
15
)
sw
$k0
,
0
(
$
15
)
#
print
CAUSE
eret
#
and
return
nop
.
end
_excp_200
.
org
x_ENTRY_POINT
,
0
main
:
la
$
15
,
x_IO_BASE_ADDR
#
print
out
address
(
simulator
's stdout)
#
#
#
#
does
a
JAL
behave
?
Is
$ra
updated
or
the
instruction
is
anulled
?
#
#
li
$
9
,
'\n'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
#
print
out
'\n'
to
separate
tests
li
$
31
,
'!'
teq
$
0
,
$
0
jal
check3
nop
nop
nop
nop
nop
nop
nop
check3
:
li
$
9
,
'!'
bne
$
31
,
$
9
,
wrong1
nop
li
$
9
,
'o'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
li
$
9
,
'k'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
sw
$
31
,
x_IO_ADDR_RANGE
(
$
15
)
#
print
out
'\n'
to
separate
tests
li
$
9
,
'\n'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
j
exit
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
wrong1
:
sw
$
31
,
0
(
$
15
)
li
$
9
,
'e'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
li
$
9
,
'r'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
li
$
9
,
'\n'
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
j
exit
sw
$
9
,
x_IO_ADDR_RANGE
(
$
15
)
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment